AMENDMENTS TO THE CLAIMS

All pending claims are listed below:

1.-15. (Cancelled)

An apparatus, comprising: 16. (Previously Presented)

at least two processors, each processor including a plurality of pipeline stages for processing at least some of the same instructions;

wherein each pipeline stage includes a parity bit generator to generate at least one parity bit for each pipeline stage; and

a comparing circuit to compare the parity bit of a stage of one of the at least two processors to the parity bit of the same stage of another of the at least two processors, and indicate an error when the parity bits are different in value.

- 17. (Previously Presented) The apparatus of claim 16, wherein the comparing circuit causes both processors to flush and restart when the parity bits are different in value.
- 18. (Previously Presented) The apparatus of claim 16, wherein the comparing circuit indicates an error before an answer is computed by both processors at the completion of the plurality of pipelined stages for both processors.
- 19. (Previously Presented) The apparatus of claim 16, wherein the comparing circuit indicates an error in response to a single event upset occurring in at least one processor.

S/N: 10/787,232

Response to Office Action dated December 15, 2005

Response dated June 15, 2006

20. (Previously Presented) The apparatus of claim 16, wherein the comparing

circuit indicates an error in response to single bit and double bit errors occurring in the

system.

21. (Previously Presented) A machine-readable medium having stored thereon

a plurality of executable instructions, the plurality of instructions comprising instructions

to:

process at least some of the same instructions for at least two processors;

compare at least one parity bit of a first pipeline stage for one processor with at

least one parity bit of a second pipeline stage of another processor performing a similar

function as the pipeline stage; and

indicate an error when the parity bits are different in value.

22. (Previously Presented) The medium of claim 21, wherein said instructions

include instructions to flush and restart both processors when the parity bits are different

in value.

23. (Previously Presented) The medium of claim 21, wherein said instructions

include instructions to indicate an error before an answer is computed by both processors

at the completion of the plurality of pipelined stages for both processors.

24. (Previously Presented) The medium of claim 21, wherein the difference in

parity bit value is caused by a single event upset occurring in at least one processor.

S/N: 10/787,232

Response to Office Action dated December 15, 2005

Response dated June 15, 2006

25. (Previously Presented) The medium of claim 21, wherein said instructions include instructions to indicate an error in response to both single bit and double bit errors occurring in at least one processor.

26. (Previously Presented) A system comprising:

a memory storing a plurality of instructions;

at least two processors, each processor coupled to said memory and including a plurality of pipeline stages for processing at least some of the same instructions from said memory;

wherein each pipeline stage includes a parity bit generator to generate at least one parity bit for each pipeline stage; and

a comparing circuit to compare the parity bit of a stage of one of the at least two processors to the parity bit of the same stage of another of the at least two processors, and indicate an error when the parity bits are different in value.

- 27. (Previously Presented) The system of claim 26, wherein the comparing circuit causes both processors to flush and restart when the parity bits are different in value.
- 28. (Previously Presented) The system of claim 26, wherein the comparing circuit indicates an error before an answer is computed by both processors at the completion of the plurality of pipelined stages for both processors.
- 29. (Previously Presented) The system of claim 26, wherein the comparing circuit indicates an error in response to a single event upset occurring in at least one processor.

S/N: 10/787,232

Response to Office Action dated December 15, 2005

Response dated June 15, 2006

30. (Previously Presented) The system of claim 26, wherein the comparing circuit indicates an error in response to single bit and double bit errors occurring in the system.